mirror of
https://codeberg.org/ziglang/zig.git
synced 2025-12-06 13:54:21 +00:00
lib/std/elf: use enums for relocs
This commit is contained in:
Jakub Konka
parent
70a5dca13e
commit
5122a3d2d9
1 changed files with 416 additions and 413 deletions
473
lib/std/elf.zig
473
lib/std/elf.zig
|
|
@ -1806,423 +1806,426 @@ pub const COMPRESS = enum(u32) {
|
|||
};
|
||||
|
||||
/// AMD x86-64 relocations.
|
||||
pub const R_X86_64 = enum(u32) {
|
||||
/// No reloc
|
||||
pub const R_X86_64_NONE = 0;
|
||||
R_X86_64_NONE = 0,
|
||||
/// Direct 64 bit
|
||||
pub const R_X86_64_64 = 1;
|
||||
R_X86_64_64 = 1,
|
||||
/// PC relative 32 bit signed
|
||||
pub const R_X86_64_PC32 = 2;
|
||||
R_X86_64_PC32 = 2,
|
||||
/// 32 bit GOT entry
|
||||
pub const R_X86_64_GOT32 = 3;
|
||||
R_X86_64_GOT32 = 3,
|
||||
/// 32 bit PLT address
|
||||
pub const R_X86_64_PLT32 = 4;
|
||||
R_X86_64_PLT32 = 4,
|
||||
/// Copy symbol at runtime
|
||||
pub const R_X86_64_COPY = 5;
|
||||
R_X86_64_COPY = 5,
|
||||
/// Create GOT entry
|
||||
pub const R_X86_64_GLOB_DAT = 6;
|
||||
R_X86_64_GLOB_DAT = 6,
|
||||
/// Create PLT entry
|
||||
pub const R_X86_64_JUMP_SLOT = 7;
|
||||
R_X86_64_JUMP_SLOT = 7,
|
||||
/// Adjust by program base
|
||||
pub const R_X86_64_RELATIVE = 8;
|
||||
R_X86_64_RELATIVE = 8,
|
||||
/// 32 bit signed PC relative offset to GOT
|
||||
pub const R_X86_64_GOTPCREL = 9;
|
||||
R_X86_64_GOTPCREL = 9,
|
||||
/// Direct 32 bit zero extended
|
||||
pub const R_X86_64_32 = 10;
|
||||
R_X86_64_32 = 10,
|
||||
/// Direct 32 bit sign extended
|
||||
pub const R_X86_64_32S = 11;
|
||||
R_X86_64_32S = 11,
|
||||
/// Direct 16 bit zero extended
|
||||
pub const R_X86_64_16 = 12;
|
||||
R_X86_64_16 = 12,
|
||||
/// 16 bit sign extended pc relative
|
||||
pub const R_X86_64_PC16 = 13;
|
||||
R_X86_64_PC16 = 13,
|
||||
/// Direct 8 bit sign extended
|
||||
pub const R_X86_64_8 = 14;
|
||||
R_X86_64_8 = 14,
|
||||
/// 8 bit sign extended pc relative
|
||||
pub const R_X86_64_PC8 = 15;
|
||||
R_X86_64_PC8 = 15,
|
||||
/// ID of module containing symbol
|
||||
pub const R_X86_64_DTPMOD64 = 16;
|
||||
R_X86_64_DTPMOD64 = 16,
|
||||
/// Offset in module's TLS block
|
||||
pub const R_X86_64_DTPOFF64 = 17;
|
||||
R_X86_64_DTPOFF64 = 17,
|
||||
/// Offset in initial TLS block
|
||||
pub const R_X86_64_TPOFF64 = 18;
|
||||
R_X86_64_TPOFF64 = 18,
|
||||
/// 32 bit signed PC relative offset to two GOT entries for GD symbol
|
||||
pub const R_X86_64_TLSGD = 19;
|
||||
R_X86_64_TLSGD = 19,
|
||||
/// 32 bit signed PC relative offset to two GOT entries for LD symbol
|
||||
pub const R_X86_64_TLSLD = 20;
|
||||
R_X86_64_TLSLD = 20,
|
||||
/// Offset in TLS block
|
||||
pub const R_X86_64_DTPOFF32 = 21;
|
||||
R_X86_64_DTPOFF32 = 21,
|
||||
/// 32 bit signed PC relative offset to GOT entry for IE symbol
|
||||
pub const R_X86_64_GOTTPOFF = 22;
|
||||
R_X86_64_GOTTPOFF = 22,
|
||||
/// Offset in initial TLS block
|
||||
pub const R_X86_64_TPOFF32 = 23;
|
||||
R_X86_64_TPOFF32 = 23,
|
||||
/// PC relative 64 bit
|
||||
pub const R_X86_64_PC64 = 24;
|
||||
R_X86_64_PC64 = 24,
|
||||
/// 64 bit offset to GOT
|
||||
pub const R_X86_64_GOTOFF64 = 25;
|
||||
R_X86_64_GOTOFF64 = 25,
|
||||
/// 32 bit signed pc relative offset to GOT
|
||||
pub const R_X86_64_GOTPC32 = 26;
|
||||
R_X86_64_GOTPC32 = 26,
|
||||
/// 64 bit GOT entry offset
|
||||
pub const R_X86_64_GOT64 = 27;
|
||||
R_X86_64_GOT64 = 27,
|
||||
/// 64 bit PC relative offset to GOT entry
|
||||
pub const R_X86_64_GOTPCREL64 = 28;
|
||||
R_X86_64_GOTPCREL64 = 28,
|
||||
/// 64 bit PC relative offset to GOT
|
||||
pub const R_X86_64_GOTPC64 = 29;
|
||||
R_X86_64_GOTPC64 = 29,
|
||||
/// Like GOT64, says PLT entry needed
|
||||
pub const R_X86_64_GOTPLT64 = 30;
|
||||
R_X86_64_GOTPLT64 = 30,
|
||||
/// 64-bit GOT relative offset to PLT entry
|
||||
pub const R_X86_64_PLTOFF64 = 31;
|
||||
R_X86_64_PLTOFF64 = 31,
|
||||
/// Size of symbol plus 32-bit addend
|
||||
pub const R_X86_64_SIZE32 = 32;
|
||||
R_X86_64_SIZE32 = 32,
|
||||
/// Size of symbol plus 64-bit addend
|
||||
pub const R_X86_64_SIZE64 = 33;
|
||||
R_X86_64_SIZE64 = 33,
|
||||
/// GOT offset for TLS descriptor
|
||||
pub const R_X86_64_GOTPC32_TLSDESC = 34;
|
||||
R_X86_64_GOTPC32_TLSDESC = 34,
|
||||
/// Marker for call through TLS descriptor
|
||||
pub const R_X86_64_TLSDESC_CALL = 35;
|
||||
R_X86_64_TLSDESC_CALL = 35,
|
||||
/// TLS descriptor
|
||||
pub const R_X86_64_TLSDESC = 36;
|
||||
R_X86_64_TLSDESC = 36,
|
||||
/// Adjust indirectly by program base
|
||||
pub const R_X86_64_IRELATIVE = 37;
|
||||
R_X86_64_IRELATIVE = 37,
|
||||
/// 64-bit adjust by program base
|
||||
pub const R_X86_64_RELATIVE64 = 38;
|
||||
R_X86_64_RELATIVE64 = 38,
|
||||
/// 39 Reserved was R_X86_64_PC32_BND
|
||||
/// 40 Reserved was R_X86_64_PLT32_BND
|
||||
/// Load from 32 bit signed pc relative offset to GOT entry without REX prefix, relaxable
|
||||
pub const R_X86_64_GOTPCRELX = 41;
|
||||
R_X86_64_GOTPCRELX = 41,
|
||||
/// Load from 32 bit signed PC relative offset to GOT entry with REX prefix, relaxable
|
||||
pub const R_X86_64_REX_GOTPCRELX = 42;
|
||||
pub const R_X86_64_NUM = 43;
|
||||
R_X86_64_REX_GOTPCRELX = 42,
|
||||
};
|
||||
|
||||
/// AArch64 relocs.
|
||||
pub const R_AARCH64 = enum(u32) {
|
||||
/// No relocation.
|
||||
pub const R_AARCH64_NONE = 0;
|
||||
|
||||
R_AARCH64_NONE = 0,
|
||||
/// ILP32 AArch64 relocs.
|
||||
/// Direct 32 bit.
|
||||
pub const R_AARCH64_P32_ABS32 = 1;
|
||||
R_AARCH64_P32_ABS32 = 1,
|
||||
/// Copy symbol at runtime.
|
||||
pub const R_AARCH64_P32_COPY = 180;
|
||||
R_AARCH64_P32_COPY = 180,
|
||||
/// Create GOT entry.
|
||||
pub const R_AARCH64_P32_GLOB_DAT = 181;
|
||||
R_AARCH64_P32_GLOB_DAT = 181,
|
||||
/// Create PLT entry.
|
||||
pub const R_AARCH64_P32_JUMP_SLOT = 182;
|
||||
R_AARCH64_P32_JUMP_SLOT = 182,
|
||||
/// Adjust by program base.
|
||||
pub const R_AARCH64_P32_RELATIVE = 183;
|
||||
R_AARCH64_P32_RELATIVE = 183,
|
||||
/// Module number, 32 bit.
|
||||
pub const R_AARCH64_P32_TLS_DTPMOD = 184;
|
||||
R_AARCH64_P32_TLS_DTPMOD = 184,
|
||||
/// Module-relative offset, 32 bit.
|
||||
pub const R_AARCH64_P32_TLS_DTPREL = 185;
|
||||
R_AARCH64_P32_TLS_DTPREL = 185,
|
||||
/// TP-relative offset, 32 bit.
|
||||
pub const R_AARCH64_P32_TLS_TPREL = 186;
|
||||
R_AARCH64_P32_TLS_TPREL = 186,
|
||||
/// TLS Descriptor.
|
||||
pub const R_AARCH64_P32_TLSDESC = 187;
|
||||
R_AARCH64_P32_TLSDESC = 187,
|
||||
/// STT_GNU_IFUNC relocation.
|
||||
pub const R_AARCH64_P32_IRELATIVE = 188;
|
||||
|
||||
R_AARCH64_P32_IRELATIVE = 188,
|
||||
/// LP64 AArch64 relocs.
|
||||
/// Direct 64 bit.
|
||||
pub const R_AARCH64_ABS64 = 257;
|
||||
R_AARCH64_ABS64 = 257,
|
||||
/// Direct 32 bit.
|
||||
pub const R_AARCH64_ABS32 = 258;
|
||||
R_AARCH64_ABS32 = 258,
|
||||
/// Direct 16-bit.
|
||||
pub const R_AARCH64_ABS16 = 259;
|
||||
R_AARCH64_ABS16 = 259,
|
||||
/// PC-relative 64-bit.
|
||||
pub const R_AARCH64_PREL64 = 260;
|
||||
R_AARCH64_PREL64 = 260,
|
||||
/// PC-relative 32-bit.
|
||||
pub const R_AARCH64_PREL32 = 261;
|
||||
R_AARCH64_PREL32 = 261,
|
||||
/// PC-relative 16-bit.
|
||||
pub const R_AARCH64_PREL16 = 262;
|
||||
R_AARCH64_PREL16 = 262,
|
||||
/// Dir. MOVZ imm. from bits 15:0.
|
||||
pub const R_AARCH64_MOVW_UABS_G0 = 263;
|
||||
R_AARCH64_MOVW_UABS_G0 = 263,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_UABS_G0_NC = 264;
|
||||
R_AARCH64_MOVW_UABS_G0_NC = 264,
|
||||
/// Dir. MOVZ imm. from bits 31:16.
|
||||
pub const R_AARCH64_MOVW_UABS_G1 = 265;
|
||||
R_AARCH64_MOVW_UABS_G1 = 265,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_UABS_G1_NC = 266;
|
||||
R_AARCH64_MOVW_UABS_G1_NC = 266,
|
||||
/// Dir. MOVZ imm. from bits 47:32.
|
||||
pub const R_AARCH64_MOVW_UABS_G2 = 267;
|
||||
R_AARCH64_MOVW_UABS_G2 = 267,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_UABS_G2_NC = 268;
|
||||
R_AARCH64_MOVW_UABS_G2_NC = 268,
|
||||
/// Dir. MOV{K,Z} imm. from 63:48.
|
||||
pub const R_AARCH64_MOVW_UABS_G3 = 269;
|
||||
R_AARCH64_MOVW_UABS_G3 = 269,
|
||||
/// Dir. MOV{N,Z} imm. from 15:0.
|
||||
pub const R_AARCH64_MOVW_SABS_G0 = 270;
|
||||
R_AARCH64_MOVW_SABS_G0 = 270,
|
||||
/// Dir. MOV{N,Z} imm. from 31:16.
|
||||
pub const R_AARCH64_MOVW_SABS_G1 = 271;
|
||||
R_AARCH64_MOVW_SABS_G1 = 271,
|
||||
/// Dir. MOV{N,Z} imm. from 47:32.
|
||||
pub const R_AARCH64_MOVW_SABS_G2 = 272;
|
||||
R_AARCH64_MOVW_SABS_G2 = 272,
|
||||
/// PC-rel. LD imm. from bits 20:2.
|
||||
pub const R_AARCH64_LD_PREL_LO19 = 273;
|
||||
R_AARCH64_LD_PREL_LO19 = 273,
|
||||
/// PC-rel. ADR imm. from bits 20:0.
|
||||
pub const R_AARCH64_ADR_PREL_LO21 = 274;
|
||||
R_AARCH64_ADR_PREL_LO21 = 274,
|
||||
/// Page-rel. ADRP imm. from 32:12.
|
||||
pub const R_AARCH64_ADR_PREL_PG_HI21 = 275;
|
||||
R_AARCH64_ADR_PREL_PG_HI21 = 275,
|
||||
/// Likewise; no overflow check.
|
||||
pub const R_AARCH64_ADR_PREL_PG_HI21_NC = 276;
|
||||
R_AARCH64_ADR_PREL_PG_HI21_NC = 276,
|
||||
/// Dir. ADD imm. from bits 11:0.
|
||||
pub const R_AARCH64_ADD_ABS_LO12_NC = 277;
|
||||
R_AARCH64_ADD_ABS_LO12_NC = 277,
|
||||
/// Likewise for LD/ST; no check.
|
||||
pub const R_AARCH64_LDST8_ABS_LO12_NC = 278;
|
||||
R_AARCH64_LDST8_ABS_LO12_NC = 278,
|
||||
/// PC-rel. TBZ/TBNZ imm. from 15:2.
|
||||
pub const R_AARCH64_TSTBR14 = 279;
|
||||
R_AARCH64_TSTBR14 = 279,
|
||||
/// PC-rel. cond. br. imm. from 20:2.
|
||||
pub const R_AARCH64_CONDBR19 = 280;
|
||||
R_AARCH64_CONDBR19 = 280,
|
||||
/// PC-rel. B imm. from bits 27:2.
|
||||
pub const R_AARCH64_JUMP26 = 282;
|
||||
R_AARCH64_JUMP26 = 282,
|
||||
/// Likewise for CALL.
|
||||
pub const R_AARCH64_CALL26 = 283;
|
||||
R_AARCH64_CALL26 = 283,
|
||||
/// Dir. ADD imm. from bits 11:1.
|
||||
pub const R_AARCH64_LDST16_ABS_LO12_NC = 284;
|
||||
R_AARCH64_LDST16_ABS_LO12_NC = 284,
|
||||
/// Likewise for bits 11:2.
|
||||
pub const R_AARCH64_LDST32_ABS_LO12_NC = 285;
|
||||
R_AARCH64_LDST32_ABS_LO12_NC = 285,
|
||||
/// Likewise for bits 11:3.
|
||||
pub const R_AARCH64_LDST64_ABS_LO12_NC = 286;
|
||||
R_AARCH64_LDST64_ABS_LO12_NC = 286,
|
||||
/// PC-rel. MOV{N,Z} imm. from 15:0.
|
||||
pub const R_AARCH64_MOVW_PREL_G0 = 287;
|
||||
R_AARCH64_MOVW_PREL_G0 = 287,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_PREL_G0_NC = 288;
|
||||
R_AARCH64_MOVW_PREL_G0_NC = 288,
|
||||
/// PC-rel. MOV{N,Z} imm. from 31:16.
|
||||
pub const R_AARCH64_MOVW_PREL_G1 = 289;
|
||||
R_AARCH64_MOVW_PREL_G1 = 289,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_PREL_G1_NC = 290;
|
||||
R_AARCH64_MOVW_PREL_G1_NC = 290,
|
||||
/// PC-rel. MOV{N,Z} imm. from 47:32.
|
||||
pub const R_AARCH64_MOVW_PREL_G2 = 291;
|
||||
R_AARCH64_MOVW_PREL_G2 = 291,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_PREL_G2_NC = 292;
|
||||
R_AARCH64_MOVW_PREL_G2_NC = 292,
|
||||
/// PC-rel. MOV{N,Z} imm. from 63:48.
|
||||
pub const R_AARCH64_MOVW_PREL_G3 = 293;
|
||||
R_AARCH64_MOVW_PREL_G3 = 293,
|
||||
/// Dir. ADD imm. from bits 11:4.
|
||||
pub const R_AARCH64_LDST128_ABS_LO12_NC = 299;
|
||||
R_AARCH64_LDST128_ABS_LO12_NC = 299,
|
||||
/// GOT-rel. off. MOV{N,Z} imm. 15:0.
|
||||
pub const R_AARCH64_MOVW_GOTOFF_G0 = 300;
|
||||
R_AARCH64_MOVW_GOTOFF_G0 = 300,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_GOTOFF_G0_NC = 301;
|
||||
R_AARCH64_MOVW_GOTOFF_G0_NC = 301,
|
||||
/// GOT-rel. o. MOV{N,Z} imm. 31:16.
|
||||
pub const R_AARCH64_MOVW_GOTOFF_G1 = 302;
|
||||
R_AARCH64_MOVW_GOTOFF_G1 = 302,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_GOTOFF_G1_NC = 303;
|
||||
R_AARCH64_MOVW_GOTOFF_G1_NC = 303,
|
||||
/// GOT-rel. o. MOV{N,Z} imm. 47:32.
|
||||
pub const R_AARCH64_MOVW_GOTOFF_G2 = 304;
|
||||
R_AARCH64_MOVW_GOTOFF_G2 = 304,
|
||||
/// Likewise for MOVK; no check.
|
||||
pub const R_AARCH64_MOVW_GOTOFF_G2_NC = 305;
|
||||
R_AARCH64_MOVW_GOTOFF_G2_NC = 305,
|
||||
/// GOT-rel. o. MOV{N,Z} imm. 63:48.
|
||||
pub const R_AARCH64_MOVW_GOTOFF_G3 = 306;
|
||||
R_AARCH64_MOVW_GOTOFF_G3 = 306,
|
||||
/// GOT-relative 64-bit.
|
||||
pub const R_AARCH64_GOTREL64 = 307;
|
||||
R_AARCH64_GOTREL64 = 307,
|
||||
/// GOT-relative 32-bit.
|
||||
pub const R_AARCH64_GOTREL32 = 308;
|
||||
R_AARCH64_GOTREL32 = 308,
|
||||
/// PC-rel. GOT off. load imm. 20:2.
|
||||
pub const R_AARCH64_GOT_LD_PREL19 = 309;
|
||||
R_AARCH64_GOT_LD_PREL19 = 309,
|
||||
/// GOT-rel. off. LD/ST imm. 14:3.
|
||||
pub const R_AARCH64_LD64_GOTOFF_LO15 = 310;
|
||||
R_AARCH64_LD64_GOTOFF_LO15 = 310,
|
||||
/// P-page-rel. GOT off. ADRP 32:12.
|
||||
pub const R_AARCH64_ADR_GOT_PAGE = 311;
|
||||
R_AARCH64_ADR_GOT_PAGE = 311,
|
||||
/// Dir. GOT off. LD/ST imm. 11:3.
|
||||
pub const R_AARCH64_LD64_GOT_LO12_NC = 312;
|
||||
R_AARCH64_LD64_GOT_LO12_NC = 312,
|
||||
/// GOT-page-rel. GOT off. LD/ST 14:3
|
||||
pub const R_AARCH64_LD64_GOTPAGE_LO15 = 313;
|
||||
R_AARCH64_LD64_GOTPAGE_LO15 = 313,
|
||||
/// PC-relative ADR imm. 20:0.
|
||||
pub const R_AARCH64_TLSGD_ADR_PREL21 = 512;
|
||||
R_AARCH64_TLSGD_ADR_PREL21 = 512,
|
||||
/// page-rel. ADRP imm. 32:12.
|
||||
pub const R_AARCH64_TLSGD_ADR_PAGE21 = 513;
|
||||
R_AARCH64_TLSGD_ADR_PAGE21 = 513,
|
||||
/// direct ADD imm. from 11:0.
|
||||
pub const R_AARCH64_TLSGD_ADD_LO12_NC = 514;
|
||||
R_AARCH64_TLSGD_ADD_LO12_NC = 514,
|
||||
/// GOT-rel. MOV{N,Z} 31:16.
|
||||
pub const R_AARCH64_TLSGD_MOVW_G1 = 515;
|
||||
R_AARCH64_TLSGD_MOVW_G1 = 515,
|
||||
/// GOT-rel. MOVK imm. 15:0.
|
||||
pub const R_AARCH64_TLSGD_MOVW_G0_NC = 516;
|
||||
R_AARCH64_TLSGD_MOVW_G0_NC = 516,
|
||||
/// Like 512; local dynamic model.
|
||||
pub const R_AARCH64_TLSLD_ADR_PREL21 = 517;
|
||||
R_AARCH64_TLSLD_ADR_PREL21 = 517,
|
||||
/// Like 513; local dynamic model.
|
||||
pub const R_AARCH64_TLSLD_ADR_PAGE21 = 518;
|
||||
R_AARCH64_TLSLD_ADR_PAGE21 = 518,
|
||||
/// Like 514; local dynamic model.
|
||||
pub const R_AARCH64_TLSLD_ADD_LO12_NC = 519;
|
||||
R_AARCH64_TLSLD_ADD_LO12_NC = 519,
|
||||
/// Like 515; local dynamic model.
|
||||
pub const R_AARCH64_TLSLD_MOVW_G1 = 520;
|
||||
R_AARCH64_TLSLD_MOVW_G1 = 520,
|
||||
/// Like 516; local dynamic model.
|
||||
pub const R_AARCH64_TLSLD_MOVW_G0_NC = 521;
|
||||
R_AARCH64_TLSLD_MOVW_G0_NC = 521,
|
||||
/// TLS PC-rel. load imm. 20:2.
|
||||
pub const R_AARCH64_TLSLD_LD_PREL19 = 522;
|
||||
R_AARCH64_TLSLD_LD_PREL19 = 522,
|
||||
/// TLS DTP-rel. MOV{N,Z} 47:32.
|
||||
pub const R_AARCH64_TLSLD_MOVW_DTPREL_G2 = 523;
|
||||
R_AARCH64_TLSLD_MOVW_DTPREL_G2 = 523,
|
||||
/// TLS DTP-rel. MOV{N,Z} 31:16.
|
||||
pub const R_AARCH64_TLSLD_MOVW_DTPREL_G1 = 524;
|
||||
R_AARCH64_TLSLD_MOVW_DTPREL_G1 = 524,
|
||||
/// Likewise; MOVK; no check.
|
||||
pub const R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC = 525;
|
||||
R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC = 525,
|
||||
/// TLS DTP-rel. MOV{N,Z} 15:0.
|
||||
pub const R_AARCH64_TLSLD_MOVW_DTPREL_G0 = 526;
|
||||
R_AARCH64_TLSLD_MOVW_DTPREL_G0 = 526,
|
||||
/// Likewise; MOVK; no check.
|
||||
pub const R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC = 527;
|
||||
R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC = 527,
|
||||
/// DTP-rel. ADD imm. from 23:12.
|
||||
pub const R_AARCH64_TLSLD_ADD_DTPREL_HI12 = 528;
|
||||
R_AARCH64_TLSLD_ADD_DTPREL_HI12 = 528,
|
||||
/// DTP-rel. ADD imm. from 11:0.
|
||||
pub const R_AARCH64_TLSLD_ADD_DTPREL_LO12 = 529;
|
||||
R_AARCH64_TLSLD_ADD_DTPREL_LO12 = 529,
|
||||
/// Likewise; no ovfl. check.
|
||||
pub const R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC = 530;
|
||||
R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC = 530,
|
||||
/// DTP-rel. LD/ST imm. 11:0.
|
||||
pub const R_AARCH64_TLSLD_LDST8_DTPREL_LO12 = 531;
|
||||
R_AARCH64_TLSLD_LDST8_DTPREL_LO12 = 531,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC = 532;
|
||||
R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC = 532,
|
||||
/// DTP-rel. LD/ST imm. 11:1.
|
||||
pub const R_AARCH64_TLSLD_LDST16_DTPREL_LO12 = 533;
|
||||
R_AARCH64_TLSLD_LDST16_DTPREL_LO12 = 533,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC = 534;
|
||||
R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC = 534,
|
||||
/// DTP-rel. LD/ST imm. 11:2.
|
||||
pub const R_AARCH64_TLSLD_LDST32_DTPREL_LO12 = 535;
|
||||
R_AARCH64_TLSLD_LDST32_DTPREL_LO12 = 535,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC = 536;
|
||||
R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC = 536,
|
||||
/// DTP-rel. LD/ST imm. 11:3.
|
||||
pub const R_AARCH64_TLSLD_LDST64_DTPREL_LO12 = 537;
|
||||
R_AARCH64_TLSLD_LDST64_DTPREL_LO12 = 537,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC = 538;
|
||||
R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC = 538,
|
||||
/// GOT-rel. MOV{N,Z} 31:16.
|
||||
pub const R_AARCH64_TLSIE_MOVW_GOTTPREL_G1 = 539;
|
||||
R_AARCH64_TLSIE_MOVW_GOTTPREL_G1 = 539,
|
||||
/// GOT-rel. MOVK 15:0.
|
||||
pub const R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC = 540;
|
||||
R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC = 540,
|
||||
/// Page-rel. ADRP 32:12.
|
||||
pub const R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21 = 541;
|
||||
R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21 = 541,
|
||||
/// Direct LD off. 11:3.
|
||||
pub const R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC = 542;
|
||||
R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC = 542,
|
||||
/// PC-rel. load imm. 20:2.
|
||||
pub const R_AARCH64_TLSIE_LD_GOTTPREL_PREL19 = 543;
|
||||
R_AARCH64_TLSIE_LD_GOTTPREL_PREL19 = 543,
|
||||
/// TLS TP-rel. MOV{N,Z} 47:32.
|
||||
pub const R_AARCH64_TLSLE_MOVW_TPREL_G2 = 544;
|
||||
R_AARCH64_TLSLE_MOVW_TPREL_G2 = 544,
|
||||
/// TLS TP-rel. MOV{N,Z} 31:16.
|
||||
pub const R_AARCH64_TLSLE_MOVW_TPREL_G1 = 545;
|
||||
R_AARCH64_TLSLE_MOVW_TPREL_G1 = 545,
|
||||
/// Likewise; MOVK; no check.
|
||||
pub const R_AARCH64_TLSLE_MOVW_TPREL_G1_NC = 546;
|
||||
R_AARCH64_TLSLE_MOVW_TPREL_G1_NC = 546,
|
||||
/// TLS TP-rel. MOV{N,Z} 15:0.
|
||||
pub const R_AARCH64_TLSLE_MOVW_TPREL_G0 = 547;
|
||||
R_AARCH64_TLSLE_MOVW_TPREL_G0 = 547,
|
||||
/// Likewise; MOVK; no check.
|
||||
pub const R_AARCH64_TLSLE_MOVW_TPREL_G0_NC = 548;
|
||||
R_AARCH64_TLSLE_MOVW_TPREL_G0_NC = 548,
|
||||
/// TP-rel. ADD imm. 23:12.
|
||||
pub const R_AARCH64_TLSLE_ADD_TPREL_HI12 = 549;
|
||||
R_AARCH64_TLSLE_ADD_TPREL_HI12 = 549,
|
||||
/// TP-rel. ADD imm. 11:0.
|
||||
pub const R_AARCH64_TLSLE_ADD_TPREL_LO12 = 550;
|
||||
R_AARCH64_TLSLE_ADD_TPREL_LO12 = 550,
|
||||
/// Likewise; no ovfl. check.
|
||||
pub const R_AARCH64_TLSLE_ADD_TPREL_LO12_NC = 551;
|
||||
R_AARCH64_TLSLE_ADD_TPREL_LO12_NC = 551,
|
||||
/// TP-rel. LD/ST off. 11:0.
|
||||
pub const R_AARCH64_TLSLE_LDST8_TPREL_LO12 = 552;
|
||||
R_AARCH64_TLSLE_LDST8_TPREL_LO12 = 552,
|
||||
/// Likewise; no ovfl. check.
|
||||
pub const R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC = 553;
|
||||
R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC = 553,
|
||||
/// TP-rel. LD/ST off. 11:1.
|
||||
pub const R_AARCH64_TLSLE_LDST16_TPREL_LO12 = 554;
|
||||
R_AARCH64_TLSLE_LDST16_TPREL_LO12 = 554,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC = 555;
|
||||
R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC = 555,
|
||||
/// TP-rel. LD/ST off. 11:2.
|
||||
pub const R_AARCH64_TLSLE_LDST32_TPREL_LO12 = 556;
|
||||
R_AARCH64_TLSLE_LDST32_TPREL_LO12 = 556,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC = 557;
|
||||
R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC = 557,
|
||||
/// TP-rel. LD/ST off. 11:3.
|
||||
pub const R_AARCH64_TLSLE_LDST64_TPREL_LO12 = 558;
|
||||
R_AARCH64_TLSLE_LDST64_TPREL_LO12 = 558,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC = 559;
|
||||
R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC = 559,
|
||||
/// PC-rel. load immediate 20:2.
|
||||
pub const R_AARCH64_TLSDESC_LD_PREL19 = 560;
|
||||
R_AARCH64_TLSDESC_LD_PREL19 = 560,
|
||||
/// PC-rel. ADR immediate 20:0.
|
||||
pub const R_AARCH64_TLSDESC_ADR_PREL21 = 561;
|
||||
R_AARCH64_TLSDESC_ADR_PREL21 = 561,
|
||||
/// Page-rel. ADRP imm. 32:12.
|
||||
pub const R_AARCH64_TLSDESC_ADR_PAGE21 = 562;
|
||||
R_AARCH64_TLSDESC_ADR_PAGE21 = 562,
|
||||
/// Direct LD off. from 11:3.
|
||||
pub const R_AARCH64_TLSDESC_LD64_LO12 = 563;
|
||||
R_AARCH64_TLSDESC_LD64_LO12 = 563,
|
||||
/// Direct ADD imm. from 11:0.
|
||||
pub const R_AARCH64_TLSDESC_ADD_LO12 = 564;
|
||||
R_AARCH64_TLSDESC_ADD_LO12 = 564,
|
||||
/// GOT-rel. MOV{N,Z} imm. 31:16.
|
||||
pub const R_AARCH64_TLSDESC_OFF_G1 = 565;
|
||||
R_AARCH64_TLSDESC_OFF_G1 = 565,
|
||||
/// GOT-rel. MOVK imm. 15:0; no ck.
|
||||
pub const R_AARCH64_TLSDESC_OFF_G0_NC = 566;
|
||||
R_AARCH64_TLSDESC_OFF_G0_NC = 566,
|
||||
/// Relax LDR.
|
||||
pub const R_AARCH64_TLSDESC_LDR = 567;
|
||||
R_AARCH64_TLSDESC_LDR = 567,
|
||||
/// Relax ADD.
|
||||
pub const R_AARCH64_TLSDESC_ADD = 568;
|
||||
R_AARCH64_TLSDESC_ADD = 568,
|
||||
/// Relax BLR.
|
||||
pub const R_AARCH64_TLSDESC_CALL = 569;
|
||||
R_AARCH64_TLSDESC_CALL = 569,
|
||||
/// TP-rel. LD/ST off. 11:4.
|
||||
pub const R_AARCH64_TLSLE_LDST128_TPREL_LO12 = 570;
|
||||
R_AARCH64_TLSLE_LDST128_TPREL_LO12 = 570,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLE_LDST128_TPREL_LO12_NC = 571;
|
||||
R_AARCH64_TLSLE_LDST128_TPREL_LO12_NC = 571,
|
||||
/// DTP-rel. LD/ST imm. 11:4.
|
||||
pub const R_AARCH64_TLSLD_LDST128_DTPREL_LO12 = 572;
|
||||
R_AARCH64_TLSLD_LDST128_DTPREL_LO12 = 572,
|
||||
/// Likewise; no check.
|
||||
pub const R_AARCH64_TLSLD_LDST128_DTPREL_LO12_NC = 573;
|
||||
R_AARCH64_TLSLD_LDST128_DTPREL_LO12_NC = 573,
|
||||
/// Copy symbol at runtime.
|
||||
pub const R_AARCH64_COPY = 1024;
|
||||
R_AARCH64_COPY = 1024,
|
||||
/// Create GOT entry.
|
||||
pub const R_AARCH64_GLOB_DAT = 1025;
|
||||
R_AARCH64_GLOB_DAT = 1025,
|
||||
/// Create PLT entry.
|
||||
pub const R_AARCH64_JUMP_SLOT = 1026;
|
||||
R_AARCH64_JUMP_SLOT = 1026,
|
||||
/// Adjust by program base.
|
||||
pub const R_AARCH64_RELATIVE = 1027;
|
||||
R_AARCH64_RELATIVE = 1027,
|
||||
/// Module number, 64 bit.
|
||||
pub const R_AARCH64_TLS_DTPMOD = 1028;
|
||||
R_AARCH64_TLS_DTPMOD = 1028,
|
||||
/// Module-relative offset, 64 bit.
|
||||
pub const R_AARCH64_TLS_DTPREL = 1029;
|
||||
R_AARCH64_TLS_DTPREL = 1029,
|
||||
/// TP-relative offset, 64 bit.
|
||||
pub const R_AARCH64_TLS_TPREL = 1030;
|
||||
R_AARCH64_TLS_TPREL = 1030,
|
||||
/// TLS Descriptor.
|
||||
pub const R_AARCH64_TLSDESC = 1031;
|
||||
R_AARCH64_TLSDESC = 1031,
|
||||
/// STT_GNU_IFUNC relocation.
|
||||
pub const R_AARCH64_IRELATIVE = 1032;
|
||||
R_AARCH64_IRELATIVE = 1032,
|
||||
};
|
||||
|
||||
/// RISC-V relocations.
|
||||
pub const R_RISCV_R_RISCV_NONE = 0;
|
||||
pub const R_RISCV_R_RISCV_32 = 1;
|
||||
pub const R_RISCV_R_RISCV_64 = 2;
|
||||
pub const R_RISCV_R_RISCV_RELATIVE = 3;
|
||||
pub const R_RISCV_R_RISCV_COPY = 4;
|
||||
pub const R_RISCV_R_RISCV_JUMP_SLOT = 5;
|
||||
pub const R_RISCV_R_RISCV_TLS_DTPMOD32 = 6;
|
||||
pub const R_RISCV_R_RISCV_TLS_DTPMOD64 = 7;
|
||||
pub const R_RISCV_R_RISCV_TLS_DTPREL32 = 8;
|
||||
pub const R_RISCV_R_RISCV_TLS_DTPREL64 = 9;
|
||||
pub const R_RISCV_R_RISCV_TLS_TPREL32 = 10;
|
||||
pub const R_RISCV_R_RISCV_TLS_TPREL64 = 11;
|
||||
pub const R_RISCV_R_RISCV_BRANCH = 16;
|
||||
pub const R_RISCV_R_RISCV_JAL = 17;
|
||||
pub const R_RISCV_R_RISCV_CALL = 18;
|
||||
pub const R_RISCV_R_RISCV_CALL_PLT = 19;
|
||||
pub const R_RISCV_R_RISCV_GOT_HI20 = 20;
|
||||
pub const R_RISCV_R_RISCV_TLS_GOT_HI20 = 21;
|
||||
pub const R_RISCV_R_RISCV_TLS_GD_HI20 = 22;
|
||||
pub const R_RISCV_R_RISCV_PCREL_HI20 = 23;
|
||||
pub const R_RISCV_R_RISCV_PCREL_LO12_I = 24;
|
||||
pub const R_RISCV_R_RISCV_PCREL_LO12_S = 25;
|
||||
pub const R_RISCV_R_RISCV_HI20 = 26;
|
||||
pub const R_RISCV_R_RISCV_LO12_I = 27;
|
||||
pub const R_RISCV_R_RISCV_LO12_S = 28;
|
||||
pub const R_RISCV_R_RISCV_TPREL_HI20 = 29;
|
||||
pub const R_RISCV_R_RISCV_TPREL_LO12_I = 30;
|
||||
pub const R_RISCV_R_RISCV_TPREL_LO12_S = 31;
|
||||
pub const R_RISCV_R_RISCV_TPREL_ADD = 32;
|
||||
pub const R_RISCV_R_RISCV_ADD8 = 33;
|
||||
pub const R_RISCV_R_RISCV_ADD16 = 34;
|
||||
pub const R_RISCV_R_RISCV_ADD32 = 35;
|
||||
pub const R_RISCV_R_RISCV_ADD64 = 36;
|
||||
pub const R_RISCV_R_RISCV_SUB8 = 37;
|
||||
pub const R_RISCV_R_RISCV_SUB16 = 38;
|
||||
pub const R_RISCV_R_RISCV_SUB32 = 39;
|
||||
pub const R_RISCV_R_RISCV_SUB64 = 40;
|
||||
pub const R_RISCV_R_RISCV_GNU_VTINHERIT = 41;
|
||||
pub const R_RISCV_R_RISCV_GNU_VTENTRY = 42;
|
||||
pub const R_RISCV_R_RISCV_ALIGN = 43;
|
||||
pub const R_RISCV_R_RISCV_RVC_BRANCH = 44;
|
||||
pub const R_RISCV_R_RISCV_RVC_JUMP = 45;
|
||||
pub const R_RISCV_R_RISCV_RVC_LUI = 46;
|
||||
pub const R_RISCV_R_RISCV_GPREL_I = 47;
|
||||
pub const R_RISCV_R_RISCV_GPREL_S = 48;
|
||||
pub const R_RISCV_R_RISCV_TPREL_I = 49;
|
||||
pub const R_RISCV_R_RISCV_TPREL_S = 50;
|
||||
pub const R_RISCV_R_RISCV_RELAX = 51;
|
||||
pub const R_RISCV_R_RISCV_SUB6 = 52;
|
||||
pub const R_RISCV_R_RISCV_SET6 = 53;
|
||||
pub const R_RISCV_R_RISCV_SET8 = 54;
|
||||
pub const R_RISCV_R_RISCV_SET16 = 55;
|
||||
pub const R_RISCV_R_RISCV_SET32 = 56;
|
||||
pub const R_RISCV_R_RISCV_32_PCREL = 57;
|
||||
pub const R_RISCV_R_RISCV_IRELATIVE = 58;
|
||||
pub const R_RISCV_R_RISCV_PLT32 = 59;
|
||||
pub const R_RISCV_R_RISCV_SET_ULEB128 = 60;
|
||||
pub const R_RISCV_R_RISCV_SUB_ULEB128 = 61;
|
||||
pub const R_RISCV = enum(u32) {
|
||||
R_RISCV_NONE = 0,
|
||||
R_RISCV_32 = 1,
|
||||
R_RISCV_64 = 2,
|
||||
R_RISCV_RELATIVE = 3,
|
||||
R_RISCV_COPY = 4,
|
||||
R_RISCV_JUMP_SLOT = 5,
|
||||
R_RISCV_TLS_DTPMOD32 = 6,
|
||||
R_RISCV_TLS_DTPMOD64 = 7,
|
||||
R_RISCV_TLS_DTPREL32 = 8,
|
||||
R_RISCV_TLS_DTPREL64 = 9,
|
||||
R_RISCV_TLS_TPREL32 = 10,
|
||||
R_RISCV_TLS_TPREL64 = 11,
|
||||
R_RISCV_BRANCH = 16,
|
||||
R_RISCV_JAL = 17,
|
||||
R_RISCV_CALL = 18,
|
||||
R_RISCV_CALL_PLT = 19,
|
||||
R_RISCV_GOT_HI20 = 20,
|
||||
R_RISCV_TLS_GOT_HI20 = 21,
|
||||
R_RISCV_TLS_GD_HI20 = 22,
|
||||
R_RISCV_PCREL_HI20 = 23,
|
||||
R_RISCV_PCREL_LO12_I = 24,
|
||||
R_RISCV_PCREL_LO12_S = 25,
|
||||
R_RISCV_HI20 = 26,
|
||||
R_RISCV_LO12_I = 27,
|
||||
R_RISCV_LO12_S = 28,
|
||||
R_RISCV_TPREL_HI20 = 29,
|
||||
R_RISCV_TPREL_LO12_I = 30,
|
||||
R_RISCV_TPREL_LO12_S = 31,
|
||||
R_RISCV_TPREL_ADD = 32,
|
||||
R_RISCV_ADD8 = 33,
|
||||
R_RISCV_ADD16 = 34,
|
||||
R_RISCV_ADD32 = 35,
|
||||
R_RISCV_ADD64 = 36,
|
||||
R_RISCV_SUB8 = 37,
|
||||
R_RISCV_SUB16 = 38,
|
||||
R_RISCV_SUB32 = 39,
|
||||
R_RISCV_SUB64 = 40,
|
||||
R_RISCV_GNU_VTINHERIT = 41,
|
||||
R_RISCV_GNU_VTENTRY = 42,
|
||||
R_RISCV_ALIGN = 43,
|
||||
R_RISCV_RVC_BRANCH = 44,
|
||||
R_RISCV_RVC_JUMP = 45,
|
||||
R_RISCV_RVC_LUI = 46,
|
||||
R_RISCV_GPREL_I = 47,
|
||||
R_RISCV_GPREL_S = 48,
|
||||
R_RISCV_TPREL_I = 49,
|
||||
R_RISCV_TPREL_S = 50,
|
||||
R_RISCV_RELAX = 51,
|
||||
R_RISCV_SUB6 = 52,
|
||||
R_RISCV_SET6 = 53,
|
||||
R_RISCV_SET8 = 54,
|
||||
R_RISCV_SET16 = 55,
|
||||
R_RISCV_SET32 = 56,
|
||||
R_RISCV_32_PCREL = 57,
|
||||
R_RISCV_IRELATIVE = 58,
|
||||
R_RISCV_PLT32 = 59,
|
||||
R_RISCV_SET_ULEB128 = 60,
|
||||
R_RISCV_SUB_ULEB128 = 61,
|
||||
};
|
||||
|
||||
pub const STV = enum(u2) {
|
||||
DEFAULT = 0,
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue