mirror of
https://codeberg.org/ziglang/zig.git
synced 2025-12-09 15:19:07 +00:00
stage2 ARM: fix callee_preserved_regs
Previously, the registers included r0, r1, r2, r3 which are not included in the callee saved registers according to the Procedure Call Standard for the ARM Architecture.
This commit is contained in:
parent
221f1d898c
commit
c2beaba85a
1 changed files with 1 additions and 1 deletions
|
|
@ -186,7 +186,7 @@ pub const Psr = enum {
|
|||
spsr,
|
||||
};
|
||||
|
||||
pub const callee_preserved_regs = [_]Register{ .r0, .r1, .r2, .r3, .r4, .r5, .r6, .r7, .r8, .r10 };
|
||||
pub const callee_preserved_regs = [_]Register{ .r4, .r5, .r6, .r7, .r8, .r10 };
|
||||
pub const c_abi_int_param_regs = [_]Register{ .r0, .r1, .r2, .r3 };
|
||||
pub const c_abi_int_return_regs = [_]Register{ .r0, .r1 };
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue