mirrors/zig
1
0
Fork 0
mirror of https://codeberg.org/ziglang/zig.git synced 2025-12-06 13:54:21 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

compiler: Update max int alignments for some targets.

Browse source
This commit is contained in:
Alex Rønne Petersen 2025-03-05 07:59:58 +01:00
parent 4c5c5bcd91
commit cf9c6f5298
No known key found for this signature in database
2 changed files with 38 additions and 86 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

59
src/Type.zig
View file

@ -1641,69 +1641,60 @@ pub fn intAbiAlignment(bits: u16, target: Target) Alignment {
pub fn maxIntAlignment(target: std.Target) u16 {
return switch (target.cpu.arch) {
.avr => 1,
.msp430 => 2,
.xcore => 4,
.propeller => 4,
.msp430 => 2,
.xcore,
.propeller,
=> 4,
.amdgcn,
.arm,
.armeb,
.thumb,
.thumbeb,
.lanai,
.hexagon,
.mips,
.mipsel,
.powerpc,
.powerpcle,
.amdgcn,
.riscv32,
.sparc,
.s390x,
.lanai,
.wasm32,
.wasm64,
=> 8,
// For these, LLVMABIAlignmentOfType(i128) reports 8. Note that 16
// is a relevant number in three cases:
// 1. Different machine code instruction when loading into SIMD register.
// 2. The C ABI wants 16 for extern structs.
// 3. 16-byte cmpxchg needs 16-byte alignment.
// Same logic for powerpc64, mips64, sparc64.
.powerpc64,
.powerpc64le,
.mips64,
.mips64el,
.sparc64,
=> switch (target.ofmt) {
.c => 16,
else => 8,
},
.x86_64 => 16,
// Even LLVMABIAlignmentOfType(i128) agrees on these targets.
.x86,
.aarch64,
.aarch64_be,
.riscv64,
.bpfel,
.bpfeb,
.mips64,
.mips64el,
.nvptx,
.nvptx64,
.powerpc64,
.powerpc64le,
.riscv64,
.sparc,
.sparc64,
.wasm32,
.wasm64,
.x86,
.x86_64,
=> 16,
// Below this comment are unverified but based on the fact that C requires
// int128_t to be 16 bytes aligned, it's a safe default.
.csky,
.arc,
.m68k,
.csky,
.kalimba,
.spirv,
.spirv32,
.ve,
.spirv64,
.loongarch32,
.loongarch64,
.m68k,
.spirv,
.spirv32,
.spirv64,
.ve,
.xtensa,
=> 16,
};

65
test/behavior/align.zig
View file

@ -85,22 +85,19 @@ test "alignment and size of structs with 128-bit fields" {
y: u8,
};
const expected = switch (builtin.cpu.arch) {
.amdgcn,
.arm,
.armeb,
.thumb,
.thumbeb,
.hexagon,
.lanai,
.mips,
.mipsel,
.powerpc,
.powerpcle,
.amdgcn,
.riscv32,
.sparc,
.s390x,
.lanai,
.wasm32,
.wasm64,
=> .{
.a_align = 8,
.a_size = 16,
@ -114,59 +111,23 @@ test "alignment and size of structs with 128-bit fields" {
.u129_size = 24,
},
.mips64,
.mips64el,
.powerpc64,
.powerpc64le,
.sparc64,
=> switch (builtin.object_format) {
.c => .{
.a_align = 16,
.a_size = 16,
.b_align = 16,
.b_size = 32,
.u128_align = 16,
.u128_size = 16,
.u129_align = 16,
.u129_size = 32,
},
else => .{
.a_align = 8,
.a_size = 16,
.b_align = 16,
.b_size = 32,
.u128_align = 8,
.u128_size = 16,
.u129_align = 8,
.u129_size = 24,
},
},
.x86_64 => .{
.a_align = 16,
.a_size = 16,
.b_align = 16,
.b_size = 32,
.u128_align = 16,
.u128_size = 16,
.u129_align = 16,
.u129_size = 32,
},
.x86,
.aarch64,
.aarch64_be,
.riscv64,
.bpfel,
.bpfeb,
.mips64,
.mips64el,
.nvptx,
.nvptx64,
.powerpc64,
.powerpc64le,
.sparc,
.sparc64,
.riscv64,
.wasm32,
.wasm64,
.x86,
.x86_64,
=> .{
.a_align = 16,
.a_size = 16,