zig/lib/compiler
Alex Rønne Petersen 5d019abe4e start adding big endian RISC-V support
The big endian RISC-V effort is mostly driven by MIPS (the company) which is
pivoting to RISC-V, and presumably needs a big endian variant to fill the niche
that big endian MIPS (the ISA) did.

GCC already supports these targets, but LLVM support will only appear in 22;
this commit just adds the necessary target knowledge and checks on our end.
2025-08-25 16:15:17 +02:00
..
aro start adding big endian RISC-V support 2025-08-25 16:15:17 +02:00
aro_translate_c std.ArrayList: make unmanaged the default 2025-08-11 15:52:49 -07:00
reduce zig reduce: adapt to new Writer API 2025-08-21 11:50:03 -07:00
resinator std.ArrayList: make unmanaged the default 2025-08-11 15:52:49 -07:00
aro_translate_c.zig std.ArrayList: make unmanaged the default 2025-08-11 15:52:49 -07:00
build_runner.zig build runner: fix single-threaded build 2025-08-13 23:50:57 +01:00
libc.zig std.Io: remove BufferedWriter 2025-08-08 17:17:53 -07:00
objcopy.zig objcopy: delete most of it 2025-07-21 12:32:37 -07:00
reduce.zig zig reduce: adapt to new Writer API 2025-08-21 11:50:03 -07:00
std-docs.zig std-docs: improve error message on write failure 2025-08-16 17:43:15 +02:00
test_runner.zig aarch64: add new from scratch self-hosted backend 2025-07-22 19:43:47 -07:00